QQ登录
微博登录
微信登录
新科学想法 › 文献管理 › 浏览文献

有读书笔记Programmable nanowire circuits for nanoprocessors

热2 唐唐 添加于 2011-2-11 04:06 | 2972 次阅读 | 2 个评论

  •  作 者

    Yan H, Choe HS, Nam SW, Hu Y, Das S, Klemic JF, Ellenbogen JC, Lieber CM

  •  摘 要

    A nanoprocessor constructed from intrinsically nanometre-scale building blocks is an essential component for controlling memory, nanosensors and other functions proposed for nanosystems assembled from the bottom up1, 2, 3. Important steps towards this goal over the past fifteen years include the realization of simple logic gates with individually assembled semiconductor nanowires and carbon nanotubes1, 4, 5, 6, 7, 8, but with only 16 devices or fewer and a single function for each circuit. Recently, logic circuits also have been demonstrated that use two or three elements of a one-dimensional memristor array9, although such passive devices without gain are difficult to cascade. These circuits fall short of the requirements for a scalable, multifunctional nanoprocessor10, 11 owing to challenges in materials, assembly and architecture on the nanoscale. Here we describe the design, fabrication and use of programmable and scalable logic tiles for nanoprocessors that surmount these hurdles. The tiles were built from programmable, non-volatile nanowire transistor arrays. Ge/Si core/shell nanowires12 coupled to designed dielectric shells yielded single-nanowire, non-volatile field-effect transistors (FETs) with uniform, programmable threshold voltages and the capability to drive cascaded elements. We developed an architecture to integrate the programmable nanowire FETs and define a logic tile consisting of two interconnected arrays with 496 functional configurable FET nodes in an area of ~960 μm2. The logic tile was programmed and operated first as a full adder with a maximal voltage gain of ten and input–output voltage matching. Then we showed that the same logic tile can be reprogrammed and used to demonstrate full-subtractor, multiplexer, demultiplexer and clocked D-latch functions. These results represent a significant advance in the complexity and functionality of nanoelectronic circuits built from the bottom up with a tiled architecture that could be cascaded to realize fully integrated nanoprocessors with computing, memory and addressing capabilities.

  •  详细资料

    • 文献种类:期刊
    • 期刊名称: Nature
    • 期刊缩写: Nature
    • 期卷页: 2011年  第470卷 第7333期 240-244页
    • ISBN: 0028-0836

  • 相关链接 DOI URL 

  •  唐唐 的文献笔记  订阅

    《自然》：美实现用纳米级电线搭建可用于计算的电路
    一项最新研究说，美国研究人员实现采用纳米级电线搭建可用于计算的电路，通过这种技术得到的电路板具有节能等方面优势。
     
    新一期英国《自然》杂志刊登研究报告说，目前生产电路板时，一般是先根据设计图做出模 板，然后采取蚀刻等方式，像印刷图书一样在整块半导体芯片上印制出电路。而美国哈佛大学等机构研究人员用金属锗制成只有10纳米宽的细小电线，然后将它们 “编织”成电路并粘贴到硅材料芯片上，制成电路板。
     
    领导研究的查尔斯·利伯说，采用纳米级电线搭建成的电路看起来“就像纱窗一样”。通过这 种技术制成的电路板已经可以实现在960平方微米的面积上分布496个可编程的晶体管，可以被用来进行加减法和基本的逻辑运算。此外，研究人员还实现了用 这样一个电路去控制和驱动另一个电路，这意味着可以通过电路叠加构成更大规模的电路。
     
    不过也有专家认为，现有的印制电路板技术已经很先进，可以在一块芯片上集成上百万个晶体 管，采用纳米级别电线搭建电路的技术还需要更加小型化，才能与现有技术竞争。但利伯等人认为，本次研究不仅提供了另外一种制作电路板的思路和途径，且这种 技术在某些方面也还具有竞争力。比如通过这种技术制成的电路板与传统电路板相比更为节能，在那些功率较小的小型电子设备中具有应用前景。    
管理选项： 导出文献

发表评论 评论(2 人)

!reply! clj2005 2011-3-3 10:32
fsdfsdfsd
!reply! Rainbow 2011-4-2 10:11
势必会给计算机发展带来较大影响。

facelist doodle 涂鸦板

求全文 推荐 收藏
 

3 人收藏

该用户的其他文献

Copyright;  © 新科学想法 2016-2017   浙公网安备 33010202000686号   ( 浙ICP备09035230号-1 )